python (65.1k questions)

javascript (44.2k questions)

reactjs (22.7k questions)

java (20.8k questions)

c# (17.4k questions)

html (16.3k questions)

r (13.7k questions)

android (12.9k questions)

Questions - zynq

How to access XDMA BAR0 in Petalinux?

I have a block design and hardware configuration with a Zynq processor running Petalinux. I furthermore have an XDMA IP configured as a memory-mapped endpoint. I have configured BAR0 and BAR2 in the P...
test-img

Hedam

xilinx

dma

zynq

petalinux

zynq-ultrascale+

Votes: 0

Answers: 1

Latest Answer

When you export the .xsa file you will have the BAR0 address defined in the register space of your PS. Furthermore you can decompile the device tree to check that the xilinx-xdma IP has the correct BA...
test-img

Fra93

why there is a overlapped output at putty while calling a function is written using xuartps.h to send data to uart in normal mode in zynq?

I am trying to send data from zynq soc 7000 board to pc using uart through a function (driver xuartps.h). within the main program, the code works but calling it from function, output at putty gets ove...
test-img

Roy

putty

uart

xilinx

bare-metal

zynq

Votes: 0

Answers: 1

Latest Answer

The inner loop which calls XUartPs_Send has a few mistakes. while(totalTransmittedBytes<byteCnt+2){ transmittedBytes = XUartPs_Send(&PiUart, (u8*)&p[totalTransmittedBytes],byteCnt); ...
test-img

Soheil Shahrouz

vivado HLS or SDsoc for use openCV

I want to do an image processing by openCV on FPGA . But I do not know if I should use the SDsoc method or the vivadoHLS method. The size of the images I am going to process is large and I want to sol...
test-img

tom

c++

opencv

fpga

zynq

vivado-hls

Votes: 0

Answers: 1

Latest Answer

Question: vivado HLS or SDsoc for use openCV Answer: Without any doubt you should use Vitis for openCV because remember after 2019.1 there is no support of Xilinx SDSoC development environment. And ...
test-img

BZKN

How to store image in the FPGA for real time video processing?

I am implementing a video processing project in real time which comes from an HDMI input. The video input is going to have a green background, which will be replaced by an image stored in the FPGA in ...
test-img

Florence

fpga

xilinx

vivado

zynq

vivado-hls

Votes: 0

Answers: 0

Posts

Questions

Blogs

Jobs