python (65.1k questions)

javascript (44.2k questions)

reactjs (22.7k questions)

java (20.8k questions)

c# (17.4k questions)

html (16.3k questions)

r (13.7k questions)

android (12.9k questions)

Questions - zynq-ultrascale+

How to access XDMA BAR0 in Petalinux?

I have a block design and hardware configuration with a Zynq processor running Petalinux. I furthermore have an XDMA IP configured as a memory-mapped endpoint. I have configured BAR0 and BAR2 in the P...
test-img

Hedam

xilinx

dma

zynq

petalinux

zynq-ultrascale+

Votes: 0

Answers: 1

Latest Answer

When you export the .xsa file you will have the BAR0 address defined in the register space of your PS. Furthermore you can decompile the device tree to check that the xilinx-xdma IP has the correct BA...
test-img

Fra93

Why are the headers not found in the Xilinx SDK?

I am following the course "Introduction to Deep Learning with Xilinx SoCs Technical Training Course" for the Ultra96v2 board and reached Lab No. 5. I am able to follow along until I am suppo...
test-img

Vandrey

c++

linux

eclipse-cdt

xilinx

zynq-ultrascale+

Votes: 0

Answers: 0

Posts

Questions

Blogs

Jobs