python (65.2k questions)

javascript (44.3k questions)

reactjs (22.7k questions)

java (20.8k questions)

c# (17.4k questions)

html (16.3k questions)

r (13.7k questions)

android (13k questions)

Questions - system-verilog

How does SystemVerilog compiler knows to separate two arguments in a macro?

I have this macro: `define do_code(DO_SOETHING, ID) \ fork \ begin \ ``DO_SOMETHING`` \ end \ begin \ $display("%s",ID.name()); \ end \ ...
test-img

NimrodB

macros

system-verilog

Votes: 0

Answers: 1

Latest Answer

The compiler knows because the IEEE 1800-2017 SystemVerilog LRM says in section 22.5.1 `define Actual arguments and defaults shall not contain comma or right parenthesis characters outside matched pa...
test-img

dave_59

Gate-level timing checks in SVA

I need to check the value of a signal after a certain amount of time a clock edge occurs. For example, I want to check that if signal b asserts to high 1ps after posedge clock occurs. Does SVA provide...
test-img

yildizabdullah

system-verilog

system-verilog-assertions

Votes: 0

Answers: 1

Latest Answer

system-verilog-assertions were not intended for use as gate-level timing checks. Verilog already provides a number of built-in and optimized timing checks like $setuphold and $skew. See section 31. Ti...
test-img

dave_59

Shortening a dist style constraint in SystemVerilog

I have a constraint of the form: s dist {0:= 20, 1:= 25, 2:= 30, <many more, possibly hundreds>}; Instead of writing down the constraint this way, I found in my application the RHS (i.e. the we...
test-img

sm535

system-verilog

Votes: 0

Answers: 1

Latest Answer

One brute-force approach is populating an array with each value appearing the number of times the weight of each element. module top; typedef int unsigned uint; class A; uint my_array[$]; ...
test-img

dave_59

Missing connection for port &#39;v1&#39;

I'm working on a systemVerilog code, where a lookup value is being compared to 8 registers of the same bit size, it should give valid 1 if one of the registers matches the the lookup val. everything c...
test-img

user18676558

system-verilog

modelsim

Votes: 0

Answers: 1

Latest Answer

It would have helped if you posted and read the exact error message you are getting # ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dut'. Expected 18, found 10. # Time: 0 ns Ite...
test-img

dave_59

Posts

Questions

Blogs

Jobs