python (65.2k questions)

javascript (44.3k questions)

reactjs (22.7k questions)

java (20.8k questions)

c# (17.4k questions)

html (16.3k questions)

r (13.7k questions)

android (13k questions)

Questions - memory-segmentation

How are segment selectors related to the address?

Let's say I run the following C code and get 0x7ffd385c9588: #include <stdio.h> int main() { int test = 5; printf("%p", &test); return 0; } I've heard that the logica...
test-img

VortixDev

assembly

x86-64

memory-address

memory-segmentation

Votes: 0

Answers: 0

Why does 8086 segment addressing not overflow?

I know that the 8086 addressing mode is a left shift of the segment register by four bits then add an offset. But will the information of significant bit not be lost after shifting the 16-bit register...
test-img

XM Zg

x86-16

memory-address

memory-segmentation

Votes: 0

Answers: 1

Latest Answer

Address calculation happens with 20-bit math. Or more on later CPUs. Not the same width as the inputs. The CPU doesn't shift inside the segment reg! In CPUs that don't support other modes (like pro...
test-img

Peter Cordes

which part of code is creating Segmentation Fault in hackerrank?

I am trying to solve this problem in hackerrank. https://www.hackerrank.com/challenges/circular-array-rotation/problem Every other test is fine but one test is creating Segmentation Fault. This is th...
test-img

Raihan_Alam

c++

vector

memory-leaks

segmentation-fault

memory-segmentation

Votes: 0

Answers: 1

Latest Answer

The problem is: rotate(a.begin(),a.begin()+a.size()-k,a.end()); According to the problem statement, the constraints are: 1 <= n <= 10^5 1 <= k <= 10^5 There is no constraint that k <=...
test-img

Devi Khositashvili

Are IA-32 segment descriptors that do not cover the full 4GiB linear address space slower?

I am wondering if using segment descriptors that do not cover the whole linear address space are slower then using ones that do? I am hoping that there is no difference in speed.
test-img

cbot

performance

optimization

x86

cpu-architecture

memory-segmentation

Votes: 0

Answers: 1

Latest Answer

Technically no: having a smaller limit isn't slower AFAIK. But having a non-zero base increases load-use latency by 1 cycle on modern mainstream CPUs like Skylake. (i.e. an extra cycle for address ge...
test-img

Peter Cordes

Posts

Questions

Blogs

Jobs